3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-09 20:50:51 +00:00

tests: fix some test warnings

This commit is contained in:
Eddie Hung 2020-05-25 10:07:58 -07:00
parent ae11156c90
commit 60aa804915
6 changed files with 7 additions and 7 deletions

View file

@ -1,6 +1,6 @@
read_verilog -icells <<EOT
module \$__XILINX_SHREG_ (input C, input D, input [31:0] L, input E, output Q, output SO);
parameter DEPTH = 1;
parameter DEPTH = 2;
parameter [DEPTH-1:0] INIT = 0;
parameter CLKPOL = 1;
parameter ENPOL = 2;