3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 04:01:25 +00:00

do not leave NX_RAM empty to prevent removing it

This commit is contained in:
Miodrag Milanovic 2024-04-24 11:28:03 +02:00
parent 4cb8e62626
commit 606439b44c
2 changed files with 13 additions and 0 deletions

View file

@ -29,4 +29,16 @@ input [12:0] PORT_B_ADDR;
input [PORT_B_WIDTH-1:0] PORT_B_WR_DATA;
output [PORT_B_WIDTH-1:0] PORT_B_RD_DATA;
NX_RAM_WRAP #(
) _TECHMAP_REPLACE_ (
.ACK(PORT_A_CLK),
.AA(PORT_A_ADDR),
.AI(PORT_A_WR_DATA),
.AO(PORT_A_RD_DATA),
.BCK(PORT_B_CLK),
.BA(PORT_B_ADDR),
.BI(PORT_B_WR_DATA),
.BO(PORT_B_RD_DATA)
);
endmodule