mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-11 07:40:32 +00:00
Code Activity

Add missing EOL

Browse source
This commit is contained in:
Miodrag Milanovic 2026-03-06 09:10:55 +01:00
parent 52533b0d1c
commit 602f3fd1a5
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/arch/analogdevices/asym_ram_sdp_read_wider.v
View file

@ -70,4 +70,4 @@ module asym_ram_sdp_read_wider (clkA, clkB, enaA, weA, enaB, addrA, addrB, diA,
end
end
assign doB = readB;
endmodule
endmodule

2
tests/arch/analogdevices/asym_ram_sdp_write_wider.v
View file

@ -69,4 +69,4 @@ module asym_ram_sdp_write_wider (clkA, clkB, weA, enaA, enaB, addrA, addrB, diA,
end
end
end
endmodule
endmodule