mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

improve clkbuf_inhibit propagation upwards through hierarchy

Browse source
This commit is contained in:
Marcin Kościelnicki 2019-08-27 17:26:47 +02:00
parent 528f1c8687
commit 5fb4b12cb5
2 changed files with 45 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

13
passes/techmap/clkbufmap.cc
View file

@ -166,13 +166,24 @@ struct ClkbufmapPass : public Pass {
// Insert buffers.
std::vector<pair<Wire *, Wire *>> input_queue;
for (auto wire : module->selected_wires())
// Copy current wire list, as we will be adding new ones during iteration.
std::vector<Wire *> wires(module->wires());
for (auto wire : wires)
{
// Should not happen.
if (wire->port_input && wire->port_output)
continue;
bool process_wire = module->selected(wire);
if (!select && wire->get_bool_attribute("\\clkbuf_inhibit"))
process_wire = false;
if (!process_wire) {
// This wire is supposed to be bypassed, so make sure we don't buffer it in
// some buffer higher up in the hierarchy.
if (wire->port_output)
for (int i = 0; i < GetSize(wire); i++)
buf_ports.insert(make_pair(module->name, make_pair(wire->name, i)));
continue;
}
pool<int> input_bits;