mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-17 04:35:44 +00:00
Code Activity

oops

Browse source
This commit is contained in:
Stan Lee 2026-04-20 15:22:18 -07:00
parent 38f97edb45
commit 5f663796ad
1 changed files with 0 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

5
passes/sat/sim.cc
View file

@ -1263,11 +1263,6 @@ struct SimInstance
// Overwrite simulation register state with the ground truth
did_something |= set_state(wire, vcd_val);
}
// Handles multi-dimensional registers
for (auto &item : fst_array_handles) {
if (register_wires.count(item.first) == 0) continue;
did_something |= setStateFromArrayHandles(item.first, item.second);
}
// Apply to all child modules
for (auto child : children)
did_something |= child.second->setRegisters(time);