mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-30 21:57:47 +00:00
Code Activity

Migrate build system to CMake

Browse source 
See #5895 for details.

This commit does not include CI or documentation changes.
This commit is contained in:
Catherine 2026-05-12 05:33:04 +00:00
parent 7bcda9d304
commit 5f1d2297aa
207 changed files with 5257 additions and 2294 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/gatemate/make_lut_tree_lib.py
View file

@ -185,7 +185,7 @@ for name, expr in base_cells:
if name not in ("$__CC4_XX", "$__CC3_X"):
cells.append([name + "_X", 12, XOR(E, expr)])
with open("techlibs/gatemate/lut_tree_cells.genlib", "w") as glf:
with open("lut_tree_cells.genlib", "w") as glf:
def mkGate(name, cost, expr, max_load=9999, block_delay = 10, fanout_delay = 5):
name = name.replace(" ", "")
expr = expr.map()
@ -280,7 +280,7 @@ lut_prims = {
)
}
with open("techlibs/gatemate/lut_tree_map.v", "w") as vf:
with open("lut_tree_map.v", "w") as vf:
# Non-automatic rules
print("""
module \\$__ZERO (output Y); assign Y = 1'b0; endmodule