mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-29 18:52:30 +00:00
Code Activity

equiv_induct: change missing SAT model warning to error

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-03-06 18:15:52 +01:00
parent 176131b50e
commit 5eb46f95c2
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/equiv/equiv_induct.cc
View file

@ -56,9 +56,9 @@ struct EquivInductWorker
for (auto cell : cells) { for (auto cell : cells) {
if (!satgen.importCell(cell, step) && !cell_warn_cache.count(cell)) { if (!satgen.importCell(cell, step) && !cell_warn_cache.count(cell)) {
if (RTLIL::builtin_ff_cell_types().count(cell->type)) if (RTLIL::builtin_ff_cell_types().count(cell->type))
log_warning("No SAT model available for async FF cell %s (%s). Consider running `async2sync` or `clk2fflogic` first.\n", log_id(cell), log_id(cell->type)); log_cmd_error("No SAT model available for async FF cell %s (%s). Consider running `async2sync` or `clk2fflogic` first.\n", log_id(cell), log_id(cell->type));
else else
log_warning("No SAT model available for cell %s (%s).\n", log_id(cell), log_id(cell->type)); log_cmd_error("No SAT model available for cell %s (%s).\n", log_id(cell), log_id(cell->type));
cell_warn_cache.insert(cell); cell_warn_cache.insert(cell);
} }
if (cell->type == ID($equiv)) { if (cell->type == ID($equiv)) {