mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-04 16:10:51 +00:00
Code Activity

gowin: format MULT instances

Browse source
This commit is contained in:
Maxim Kudinov 2026-02-03 19:04:31 +03:00
parent 808ec8c04b
commit 5ea073d45e
1 changed files with 38 additions and 38 deletions
Download patch file Download diff file Expand all files Collapse all files

76
techlibs/gowin/dsp_map.v
View file

@ -6,20 +6,20 @@ module \$__MUL9X9 (input [8:0] A, input [8:0] B, output [17:0] Y);
parameter A_SIGNED = 0; parameter A_SIGNED = 0;
parameter B_SIGNED = 0; parameter B_SIGNED = 0;
MULT9X9 __TECHMAP_REPLACE__ ( MULT9X9 __TECHMAP_REPLACE__ (
.CLK(1'b0), .CLK(1'b0),
.CE(1'b0), .CE(1'b0),
.RESET(1'b0), .RESET(1'b0),
.A(A), .A(A),
.SIA({A_WIDTH{1'b0}}), .SIA({A_WIDTH{1'b0}}),
.ASEL(1'b0), .ASEL(1'b0),
.ASIGN(A_SIGNED ? 1'b1 : 1'b0), .ASIGN(A_SIGNED ? 1'b1 : 1'b0),
.B(B), .B(B),
.SIB({B_WIDTH{1'b0}}), .SIB({B_WIDTH{1'b0}}),
.BSEL(1'b0), .BSEL(1'b0),
.BSIGN(B_SIGNED ? 1'b1 : 1'b0), .BSIGN(B_SIGNED ? 1'b1 : 1'b0),
.DOUT(Y) .DOUT(Y)
); );
endmodule endmodule
@ -31,20 +31,20 @@ module \$__MUL18X18 (input [17:0] A, input [17:0] B, output [35:0] Y);
parameter A_SIGNED = 0; parameter A_SIGNED = 0;
parameter B_SIGNED = 0; parameter B_SIGNED = 0;
MULT18X18 __TECHMAP_REPLACE__ ( MULT18X18 __TECHMAP_REPLACE__ (
.CLK(1'b0), .CLK(1'b0),
.CE(1'b0), .CE(1'b0),
.RESET(1'b0), .RESET(1'b0),
.A(A), .A(A),
.SIA({A_WIDTH{1'b0}}), .SIA({A_WIDTH{1'b0}}),
.ASEL(1'b0), .ASEL(1'b0),
.ASIGN(A_SIGNED ? 1'b1 : 1'b0), .ASIGN(A_SIGNED ? 1'b1 : 1'b0),
.B(B), .B(B),
.SIB({B_WIDTH{1'b0}}), .SIB({B_WIDTH{1'b0}}),
.BSEL(1'b0), .BSEL(1'b0),
.BSIGN(B_SIGNED ? 1'b1 : 1'b0), .BSIGN(B_SIGNED ? 1'b1 : 1'b0),
.DOUT(Y) .DOUT(Y)
); );
endmodule endmodule
@ -56,15 +56,15 @@ module \$__MUL36X36 (input [35:0] A, input [35:0] B, output [71:0] Y);
parameter A_SIGNED = 0; parameter A_SIGNED = 0;
parameter B_SIGNED = 0; parameter B_SIGNED = 0;
MULT36X36 __TECHMAP_REPLACE__ ( MULT36X36 __TECHMAP_REPLACE__ (
.CLK(1'b0), .CLK(1'b0),
.RESET(1'b0), .RESET(1'b0),
.CE(1'b0), .CE(1'b0),
.A(A), .A(A),
.ASIGN(A_SIGNED ? 1'b1 : 1'b0), .ASIGN(A_SIGNED ? 1'b1 : 1'b0),
.B(B), .B(B),
.BSIGN(B_SIGNED ? 1'b1 : 1'b0), .BSIGN(B_SIGNED ? 1'b1 : 1'b0),
.DOUT(Y) .DOUT(Y)
); );
endmodule endmodule