mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-14 14:55:26 +00:00
Code Activity

simplify: simplify

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-08-08 12:31:40 +02:00
parent 4f77113960
commit 5e8986be4f
1 changed files with 2 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

5
frontends/ast/genrtlil.cc
View file

@ -2179,14 +2179,13 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
// use ProcessGenerator for always blocks // use ProcessGenerator for always blocks
case AST_ALWAYS: { case AST_ALWAYS: {
auto always = this->clone(); ProcessGenerator generator(this->clone());
ProcessGenerator generator(std::move(always));
ignoreThisSignalsInInitial.append(generator.outputSignals); ignoreThisSignalsInInitial.append(generator.outputSignals);
} break; } break;
case AST_INITIAL: { case AST_INITIAL: {
auto always = this->clone(); auto always = this->clone();
ProcessGenerator generator(std::move(always), ignoreThisSignalsInInitial); ProcessGenerator generator(this->clone(), ignoreThisSignalsInInitial);
} break; } break;
case AST_TECALL: { case AST_TECALL: {