mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-06 03:10:26 +00:00
Consolidated hana test benches into fewer files
for pf in test_simulation_{always,and,buffer,decoder,inc,mux,nand,nor,or,seq,shifter,sop,techmap,xnor,xor}; do gawk 'FNR == 1 { printf("\n// %s\n",FILENAME); } { gsub("^module *", sprintf("module f%d_",ARGIND)); print; }' \ ${pf}_*_test.v > $pf.v; ../tools/autotest.sh $pf.v; mv -v ${pf}_*_test.v Attic/; done; ..etc..
This commit is contained in:
parent
03ef9a75c6
commit
5e641acc90
175 changed files with 1622 additions and 1332 deletions
35
tests/hana/test_simulation_and.v
Normal file
35
tests/hana/test_simulation_and.v
Normal file
|
@ -0,0 +1,35 @@
|
|||
|
||||
// test_simulation_and_1_test.v
|
||||
module f1_test(input [1:0] in, output out);
|
||||
assign out = in[0] & in[1];
|
||||
endmodule
|
||||
|
||||
// test_simulation_and_2_test.v
|
||||
module f2_test(input [1:0] in, output out);
|
||||
assign out = in[0] && in[1];
|
||||
endmodule
|
||||
|
||||
// test_simulation_and_3_test.v
|
||||
module f3_test(input [2:0] in, output out);
|
||||
assign out = in[0] & in[1] & in[2];
|
||||
endmodule
|
||||
|
||||
// test_simulation_and_4_test.v
|
||||
module f4_test(input [2:0] in, output out);
|
||||
assign out = in[0] && in[1] && in[2];
|
||||
endmodule
|
||||
|
||||
// test_simulation_and_5_test.v
|
||||
module f5_test(input [3:0] in, output out);
|
||||
assign out = in[0] & in[1] & in[2] & in[3];
|
||||
endmodule
|
||||
|
||||
// test_simulation_and_6_test.v
|
||||
module f6_test(input [3:0] in, output out);
|
||||
assign out = in[0] && in[1] && in[2] && in[3];
|
||||
endmodule
|
||||
|
||||
// test_simulation_and_7_test.v
|
||||
module f7_test(input [3:0] in, output out);
|
||||
and myand(out, in[0], in[1], in[2], in[3]);
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue