mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-23 06:13:41 +00:00
Code Activity

Get autoidx reset working

Browse source
This commit is contained in:
Akash Levy 2024-10-28 16:30:47 -07:00
parent d63c793e72
commit 5e606722e3
1 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

10
frontends/verific/verific.cc
View file

@ -3173,6 +3173,11 @@ struct VerificPass : public Pass {
log("VHDL default library path.\n"); log("VHDL default library path.\n");
log("\n"); log("\n");
log("\n"); log("\n");
log(" import -reset_autoidx\n");
log("\n");
log("Reset auto-index.\n");
log("\n");
log("\n");
#endif #endif
log(" import -set-error <msg_id>..\n"); log(" import -set-error <msg_id>..\n");
log(" import -set-warning <msg_id>..\n"); log(" import -set-warning <msg_id>..\n");
@ -3683,6 +3688,11 @@ struct VerificPass : public Pass {
goto check_error; goto check_error;
} }
if (GetSize(args) > argidx && args[argidx] == "-reset_autoidx") {
autoidx = 1;
goto check_error;
}
if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F" || args[argidx] == "-FF")) if (GetSize(args) > argidx && (args[argidx] == "-f" || args[argidx] == "-F" || args[argidx] == "-FF"))
{ {
unsigned verilog_mode = veri_file::SYSTEM_VERILOG; unsigned verilog_mode = veri_file::SYSTEM_VERILOG;