mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 21:50:54 +00:00
Code Activity

docs/verilog_frontend.rst: Fix indentation

Browse source
This commit is contained in:
Krystine Sherwin 2025-06-25 10:39:50 +12:00
parent c62efb0ace
commit 5e44978ecc
No known key found for this signature in database
1 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

12
docs/source/yosys_internals/flow/verilog_frontend.rst
View file

@ -187,13 +187,13 @@ simplifies the creation of AST nodes for simple expressions a bit. For example
the bison code for parsing multiplications: the bison code for parsing multiplications:
.. code:: none .. code:: none
:number-lines: :number-lines:
basic_expr TOK_ASTER attr basic_expr { basic_expr TOK_ASTER attr basic_expr {
$$ = std::make_unique<AstNode>(AST_MUL, std::move($1), std::move($4)); $$ = std::make_unique<AstNode>(AST_MUL, std::move($1), std::move($4));
SET_AST_NODE_LOC($$.get(), @1, @4); SET_AST_NODE_LOC($$.get(), @1, @4);
append_attr($$.get(), $3); append_attr($$.get(), $3);
} | } |
The generated AST data structure is then passed directly to the AST frontend The generated AST data structure is then passed directly to the AST frontend
that performs the actual conversion to RTLIL. that performs the actual conversion to RTLIL.