mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-01 03:57:52 +00:00
Code Activity

chformal: Rename -coverprecond to -coverenable

Browse source
This commit is contained in:
George Rennie 2022-06-18 18:28:12 +01:00
parent e39c422734
commit 5dfad5101d
2 changed files with 7 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

25
tests/various/chformal_coverenable.ys Normal file
View file

@ -0,0 +1,25 @@
read_verilog -formal <<EOT
module top(input a, b, c, d);
always @* begin
if (a) assert (b == c);
if (!a) assert (b != c);
if (b) assume (c);
if (c) cover (d);
end
endmodule
EOT
prep -top top
select -assert-count 1 t:$cover
chformal -cover -coverenable
select -assert-count 2 t:$cover
chformal -assert -coverenable
select -assert-count 4 t:$cover
chformal -assume -coverenable
select -assert-count 5 t:$cover