mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 19:36:21 +00:00
Code Activity

rtlil_bufnorm: fix setup_driven_wires constant handling on unknown port direction

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-04-21 15:20:26 +02:00
parent 350385f5a2
commit 5de8452b57
1 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
kernel/rtlil_bufnorm.cc
View file

@ -135,7 +135,8 @@ struct RTLIL::SigNormIndex
wire->driverPort_ = port;
xlog("therefore connect port %s %s %s\n", port, log_signal(sig), wire->name);
module->connect(sig, wire);
// This orientation bias is potentially dangerous elsewhere
module->connect(wire, sig);
sig = wire;
}
}