mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 11:26:22 +00:00
Code Activity

signorm: add timers

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-05-06 12:14:48 +02:00
parent 5de8452b57
commit 5dce475325
3 changed files with 25 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

15
kernel/rtlil_bufnorm.cc
View file

@ -233,6 +233,7 @@ struct RTLIL::SigNormIndex
}
void restore_connections() {
int64_t start = PerformanceTimer::query();
flush_connections();
pool<Wire *> wires;
for (auto const &bit : sigmap.database)
@ -260,6 +261,11 @@ struct RTLIL::SigNormIndex
}
restored_connections = module->connections_.size();
int64_t time_ns = PerformanceTimer::query() - start;
Pass::subtract_from_current_runtime_ns(time_ns);
signorm_restore_ns += time_ns;
++signorm_restore_count;
}
};
@ -316,6 +322,10 @@ void RTLIL::Design::bufNormalize(bool enable)
module->bufNormalize();
}
int64_t signorm_ns;
int signorm_count;
int64_t signorm_restore_ns;
int signorm_restore_count;
void RTLIL::Design::sigNormalize(bool enable)
{
if (!enable)
@ -357,8 +367,13 @@ void RTLIL::Design::sigNormalize(bool enable)
flagSigNormalized = true;
}
int64_t start = PerformanceTimer::query();
for (auto module : modules())
module->sigNormalize();
int64_t time_ns = PerformanceTimer::query() - start;
Pass::subtract_from_current_runtime_ns(time_ns);
signorm_ns += time_ns;
++signorm_count;
}
void RTLIL::Module::sigNormalize()