mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-03 16:48:07 +00:00
gatemate: Fix minor issues with memory_libmap
(#3343)
This commit is contained in:
parent
197c9e04e8
commit
5d08688054
2 changed files with 39 additions and 28 deletions
|
@ -34,8 +34,10 @@ ram block $__CC_BRAM_TDP_ {
|
|||
}
|
||||
portoption "WR_MODE" "WRITE_THROUGH" {
|
||||
rdwr new;
|
||||
wrtrans all new;
|
||||
}
|
||||
wrbe_separate;
|
||||
optional_rw;
|
||||
}
|
||||
}
|
||||
|
||||
|
@ -61,6 +63,7 @@ ram block $__CC_BRAM_SDP_ {
|
|||
}
|
||||
clock anyedge;
|
||||
clken;
|
||||
optional;
|
||||
}
|
||||
port sw "W" {
|
||||
option "MODE" "20K" {
|
||||
|
@ -72,5 +75,6 @@ ram block $__CC_BRAM_SDP_ {
|
|||
clock anyedge;
|
||||
clken;
|
||||
wrbe_separate;
|
||||
optional;
|
||||
}
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue