mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	deminout: Don't demote inouts with unused bits
Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
		
							parent
							
								
									6edca05793
								
							
						
					
					
						commit
						5cae9c6e16
					
				
					 2 changed files with 15 additions and 2 deletions
				
			
		
							
								
								
									
										14
									
								
								tests/various/deminout_unused.ys
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										14
									
								
								tests/various/deminout_unused.ys
									
										
									
									
									
										Normal file
									
								
							| 
						 | 
				
			
			@ -0,0 +1,14 @@
 | 
			
		|||
read_verilog <<EOT
 | 
			
		||||
module top(input clk, inout [7:0] x);
 | 
			
		||||
 | 
			
		||||
reg [3:0] ctr;
 | 
			
		||||
always @(posedge clk) ctr <= ctr + 1'b1;
 | 
			
		||||
 | 
			
		||||
assign x[7:4] = ctr;
 | 
			
		||||
endmodule
 | 
			
		||||
EOT
 | 
			
		||||
proc
 | 
			
		||||
tribuf
 | 
			
		||||
deminout
 | 
			
		||||
select -assert-count 1 i:x o:x %i
 | 
			
		||||
 | 
			
		||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue