mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 17:44:09 +00:00
Code Activity

Added found_real feature to AstNode::detectSignWidth

Browse source
This commit is contained in:
Clifford Wolf 2014-06-16 15:00:57 +02:00
parent b1b96d199f
commit 5bfe865cec
2 changed files with 11 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
frontends/ast/ast.h
View file

@ -214,8 +214,8 @@ namespace AST
void dumpVlog(FILE *f, std::string indent); void dumpVlog(FILE *f, std::string indent);
// used by genRTLIL() for detecting expression width and sign // used by genRTLIL() for detecting expression width and sign
void detectSignWidthWorker(int &width_hint, bool &sign_hint); void detectSignWidthWorker(int &width_hint, bool &sign_hint, bool *found_real = NULL);
void detectSignWidth(int &width_hint, bool &sign_hint); void detectSignWidth(int &width_hint, bool &sign_hint, bool *found_real = NULL);
// create RTLIL code for this AST node // create RTLIL code for this AST node
// for expressions the resulting signal vector is returned // for expressions the resulting signal vector is returned

13
frontends/ast/genrtlil.cc
View file

@ -585,7 +585,7 @@ struct AST_INTERNAL::ProcessGenerator
}; };
// detect sign and width of an expression // detect sign and width of an expression
void AstNode::detectSignWidthWorker(int &width_hint, bool &sign_hint) void AstNode::detectSignWidthWorker(int &width_hint, bool &sign_hint, bool *found_real)
{ {
std::string type_name; std::string type_name;
bool sub_sign_hint = true; bool sub_sign_hint = true;
@ -603,6 +603,8 @@ void AstNode::detectSignWidthWorker(int &width_hint, bool &sign_hint)
break; break;
case AST_REALVALUE: case AST_REALVALUE:
if (found_real)
*found_real = true;
width_hint = std::max(width_hint, 32); width_hint = std::max(width_hint, 32);
break; break;
@ -788,10 +790,13 @@ void AstNode::detectSignWidthWorker(int &width_hint, bool &sign_hint)
} }
// detect sign and width of an expression // detect sign and width of an expression
void AstNode::detectSignWidth(int &width_hint, bool &sign_hint) void AstNode::detectSignWidth(int &width_hint, bool &sign_hint, bool *found_real)
{ {
width_hint = -1, sign_hint = true; width_hint = -1;
detectSignWidthWorker(width_hint, sign_hint); sign_hint = true;
if (found_real)
*found_real = false;
detectSignWidthWorker(width_hint, sign_hint, found_real);
} }
// create RTLIL from an AST node // create RTLIL from an AST node