mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-28 17:08:46 +00:00
Code Activity

Added found_real feature to AstNode::detectSignWidth

Browse source
This commit is contained in:
Clifford Wolf 2014-06-16 15:00:57 +02:00
parent b1b96d199f
commit 5bfe865cec
2 changed files with 11 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/ast/ast.h
View file

@ -214,8 +214,8 @@ namespace AST
void dumpVlog(FILE *f, std::string indent);
// used by genRTLIL() for detecting expression width and sign
void detectSignWidthWorker(int &width_hint, bool &sign_hint);
void detectSignWidth(int &width_hint, bool &sign_hint);
void detectSignWidthWorker(int &width_hint, bool &sign_hint, bool *found_real = NULL);
void detectSignWidth(int &width_hint, bool &sign_hint, bool *found_real = NULL);
// create RTLIL code for this AST node
// for expressions the resulting signal vector is returned