mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 09:05:32 +00:00
opt_clean: improve warning message
This commit is contained in:
parent
aa4a69f89b
commit
5be4b00a0d
2 changed files with 2 additions and 2 deletions
|
@ -473,7 +473,7 @@ bool rmunused_module_init(RTLIL::Module *module, bool verbose)
|
|||
goto next_wire;
|
||||
|
||||
if (mapped_wire_bit != init[i]) {
|
||||
log_warning("Initial value conflict for wire '%s' and value '%s'.\n", log_signal(wire_bit), log_signal(mapped_wire_bit));
|
||||
log_warning("Initial value conflict for %s resolving to %s but with init %s.\n", log_signal(wire_bit), log_signal(mapped_wire_bit), log_signal(init[i]));
|
||||
goto next_wire;
|
||||
}
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue