mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Added back tests for logger

Browse source
This commit is contained in:
Miodrag Milanovic 2020-03-13 15:00:18 +01:00
parent 7c54e61979
commit 5b73e7c63a
4 changed files with 24 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
tests/various/logger_error.ys Normal file
View file

@ -0,0 +1,6 @@
logger -werror "is implicitly declared." -expect error "is implicitly declared." 1
read_verilog << EOF
module top(...);
assign b = w;
endmodule
EOF

6
tests/various/logger_nowarning.ys Normal file
View file

@ -0,0 +1,6 @@
logger -expect-no-warnings -nowarn "is implicitly declared."
read_verilog << EOF
module top(...);
assign b = w;
endmodule
EOF

6
tests/various/logger_warn.ys Normal file
View file

@ -0,0 +1,6 @@
logger -warn "Successfully finished Verilog frontend." -expect warning "Successfully finished Verilog frontend." 1
read_verilog << EOF
module top(...);
assign b = w;
endmodule
EOF

6
tests/various/logger_warning.ys Normal file
View file

@ -0,0 +1,6 @@
logger -expect warning "is implicitly declared." 2
read_verilog << EOF
module top(...);
assign b = w;
endmodule
EOF