mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-21 18:50:38 +00:00
Code Activity

Refactor ice40_dsp

Browse source
This commit is contained in:
Eddie Hung 2019-09-05 18:06:59 -07:00
parent 888ae1d05e
commit 5a2fc6fcb5
2 changed files with 29 additions and 27 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/pmgen/ice40_dsp.cc
View file

@ -74,9 +74,11 @@ void create_ice40_dsp(ice40_dsp_pm &pm)
// SB_MAC16 Input Interface
SigSpec A = st.sigA;
A.extend_u0(16, st.mul->getParam("\\A_SIGNED").as_bool());
log_assert(GetSize(A) == 16);
SigSpec B = st.sigB;
B.extend_u0(16, st.mul->getParam("\\B_SIGNED").as_bool());
log_assert(GetSize(B) == 16);
SigSpec CD = st.sigCD;