3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-01 15:50:42 +00:00

Avoid generating wires for function args which are constant

This commit is contained in:
Zachary Snow 2020-07-24 21:18:24 -06:00
parent dafe04d559
commit 59c4ad8ed3
3 changed files with 73 additions and 0 deletions

View file

@ -0,0 +1 @@
read_verilog const_arg_loop.v