mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-01 15:50:42 +00:00
Avoid generating wires for function args which are constant
This commit is contained in:
parent
dafe04d559
commit
59c4ad8ed3
3 changed files with 73 additions and 0 deletions
1
tests/various/const_arg_loop.ys
Normal file
1
tests/various/const_arg_loop.ys
Normal file
|
@ -0,0 +1 @@
|
|||
read_verilog const_arg_loop.v
|
Loading…
Add table
Add a link
Reference in a new issue