mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-30 19:22:31 +00:00
Code Activity

cxxrtl: remove inaccurate comment. NFC.

Browse source
This commit is contained in:
whitequark 2020-04-15 19:01:17 +00:00
parent 3c4758c60e
commit 58e89cd368
1 changed files with 0 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/cxxrtl/cxxrtl.cc
View file

@ -1425,8 +1425,6 @@ struct CxxrtlWorker {
if (cell->getPort(ID(CLK)).is_wire())
register_edge_signal(sigmap, cell->getPort(ID(CLK)),
cell->parameters[ID(CLK_POLARITY)].as_bool() ? RTLIL::STp : RTLIL::STn);
// The $adff and $dffsr cells are level-sensitive, not edge-sensitive (in spite of the fact that they
// are inferred from an edge-sensitive Verilog process) and do not correspond to an edge-type sync rule.
}
// Similar for memory port cells.
if (cell->type.in(ID($memrd), ID($memwr))) {