mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

Update comment

Browse source
This commit is contained in:
Eddie Hung 2019-07-17 13:26:17 -07:00
parent 91629ee4b3
commit 58e63feae1
1 changed files with 3 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/xilinx/synth_xilinx.cc
View file

@ -284,12 +284,10 @@ struct SynthXilinxPass : public ScriptPass
run("techmap -map +/cmp2lut.v -D LUT_WIDTH=6"); run("techmap -map +/cmp2lut.v -D LUT_WIDTH=6");
// The actual behaviour of the Xilinx DSP is a signed 25x18 multiply if (!nodsp || help_mode) {
// Due to current limitations of mul2dsp, we are actually mapping as a 24x17 // NB: Xilinx multipliers are signed only
// unsigned multiply with MSBs set to 1'b0
if (!nodsp || help_mode)
run("techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=25 -D DSP_A_SIGNEDONLY=1 -D DSP_B_MAXWIDTH=18 -D DSP_B_SIGNEDONLY=1 -D DSP_NAME=$__MUL25X18"); run("techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=25 -D DSP_A_SIGNEDONLY=1 -D DSP_B_MAXWIDTH=18 -D DSP_B_SIGNEDONLY=1 -D DSP_NAME=$__MUL25X18");
}
run("alumacc"); run("alumacc");
run("share"); run("share");