mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 11:42:30 +00:00
Code Activity

Added GP_RCOSC cell

Browse source
This commit is contained in:
Andrew Zonenberg 2016-04-09 01:17:13 -07:00
parent 01a5f71187
commit 58d8715681
1 changed files with 38 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

38
techlibs/greenpak4/cells_sim.v
View file

@ -118,6 +118,44 @@ module GP_RINGOSC(input PWRDN, output reg CLKOUT_PREDIV, output reg CLKOUT_FABRI
endmodule
module GP_RCOSC(input PWRDN, output reg CLKOUT_PREDIV, output reg CLKOUT_FABRIC);
parameter PWRDN_EN = 0;
parameter AUTO_PWRDN = 0;
parameter PRE_DIV = 1;
parameter FABRIC_DIV = 1;
parameter OSC_FREQ = "25k"
initial CLKOUT_PREDIV = 0;
initial CLKOUT_FABRIC = 0;
//output dividers not implemented for simulation
//auto powerdown not implemented for simulation
always begin
if(PWRDN) begin
CLKOUT_PREDIV = 0;
CLKOUT_FABRIC = 0;
end
else begin
if(OSC_FREQ == "25k") begin
//half period of 25 kHz
#20000;
end
else begin
//half period of 2 MHz
#250;
end
CLKOUT_PREDIV = ~CLKOUT_PREDIV;
CLKOUT_FABRIC = ~CLKOUT_FABRIC;
end
end
endmodule
module GP_COUNT8(input CLK, input wire RST, output reg OUT);
parameter RESET_MODE = "RISING";