mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-30 21:57:47 +00:00
Code Activity

Add more correctness tests.

Browse source
This commit is contained in:
nella 2026-05-05 20:09:41 +02:00
parent 80bb367941
commit 57eb30cf51
4 changed files with 55 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

11
tests/techmap/abc_new_temp_sanitization.ys Normal file
View file

@ -0,0 +1,11 @@
read_verilog <<EOT
module top(input a, input b, output y);
assign y = a | b;
endmodule
EOT
hierarchy -check -top top
proc; opt -fast
logger -expect log " /tmp/" 2
abc_new -script "+&scorr;&sweep;&dc2;&dch,-f;&nf,{D}" -liberty ../../examples/cmos/cmos_cells.lib