mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 19:52:31 +00:00
Code Activity

Added map, par and bitgen to xlinx7 example

Browse source
This commit is contained in:
Clifford Wolf 2013-10-16 10:57:18 +02:00
parent 845590aa8e
commit 5745d3de9a
1 changed files with 39 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

41
techlibs/xilinx7/run_testbench.sh
View file

@ -38,12 +38,49 @@ fi
if [ "$*" = "-map" ]; then if [ "$*" = "-map" ]; then
set -x set -x
cat > testbench_synth.ut <<- EOT
-w
-g DebugBitstream:No
-g Binary:no
-g CRC:Enable
-g Reset_on_err:No
-g ConfigRate:2
-g ProgPin:PullUp
-g TckPin:PullUp
-g TdiPin:PullUp
-g TdoPin:PullUp
-g TmsPin:PullUp
-g UnusedPin:PullDown
-g UserID:0xFFFFFFFF
-g ExtMasterCclk_en:No
-g SPI_buswidth:1
-g TIMER_CFG:0xFFFF
-g multipin_wakeup:No
-g StartUpClk:CClk
-g DONE_cycle:4
-g GTS_cycle:5
-g GWE_cycle:6
-g LCK_cycle:NoWait
-g Security:None
-g DonePipe:No
-g DriveDone:No
-g en_sw_gsr:No
-g drive_awake:No
-g sw_clk:Startupclk
-g sw_gwe_cycle:5
-g sw_gts_cycle:4
EOT
$XILINX_DIR/bin/lin64/edif2ngd testbench_synth.edif $XILINX_DIR/bin/lin64/edif2ngd testbench_synth.edif
$XILINX_DIR/bin/lin64/ngdbuild -p xc7k70t testbench_synth $XILINX_DIR/bin/lin64/ngdbuild -p xc7k70t testbench_synth
$XILINX_DIR/bin/lin64/map -p xc7k70t-fbg676-1 -w -o testbench_mapped.ncd testbench_synth prffile.pcf
$XILINX_DIR/bin/lin64/par -w testbench_mapped.ncd testbench_synth.ncd prffile.pcf
$XILINX_DIR/bin/lin64/bitgen -f testbench_synth.ut testbench_synth.ncd
fi fi
if [ "$*" = "-clean" ]; then if [ "$*" = "-clean" ]; then
rm -rf netlist.lst _xmsgs/ rm -rf netlist.lst _xmsgs/ prffile.pcf
rm -f testbench_{synth,gold,gate}* rm -f testbench_{synth,gold,gate,mapped}*
fi fi