mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 10:55:51 +00:00
Code Activity

Merge branch 'map_cells_before_map_luts' into xc7srl

Browse source
This commit is contained in:
Eddie Hung 2019-04-04 07:54:42 -07:00
commit 572603409c
2 changed files with 13 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/proc/proc_mux.cc
View file

@ -361,7 +361,7 @@ RTLIL::SigSpec signal_to_mux_tree(RTLIL::Module *mod, SnippetSwCache &swcache, d
}
// Transform into a $shiftx where possible
if (shiftx && last_mux_cell->type == "$pmux") {
if (shiftx && last_mux_cell && last_mux_cell->type == "$pmux") {
// Create bit-blasted $shiftx-es that shifts by the address line used in the case statement
auto pmux_b_port = last_mux_cell->getPort("\\B");
auto pmux_y_port = last_mux_cell->getPort("\\Y");