mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 20:18:20 +00:00
Code Activity

bugpoint: improve messaging

Browse source
This commit is contained in:
Eddie Hung 2020-04-24 13:41:19 -07:00
parent e602184856
commit 56dd036b97
1 changed files with 7 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
passes/cmds/bugpoint.cc
View file

@ -149,7 +149,7 @@ struct BugpointPass : public Pass {
if (index++ == seed) if (index++ == seed)
{ {
log("Trying to remove module %s.\n", module->name.c_str()); log_header(design, "Trying to remove module %s.\n", log_id(module));
removed_module = module; removed_module = module;
break; break;
} }
@ -179,7 +179,7 @@ struct BugpointPass : public Pass {
if (index++ == seed) if (index++ == seed)
{ {
log("Trying to remove module port %s.\n", log_signal(wire)); log_header(design, "Trying to remove module port %s.\n", log_id(wire));
wire->port_input = wire->port_output = false; wire->port_input = wire->port_output = false;
mod->fixup_ports(); mod->fixup_ports();
return design_copy; return design_copy;
@ -203,7 +203,7 @@ struct BugpointPass : public Pass {
if (index++ == seed) if (index++ == seed)
{ {
log("Trying to remove cell %s.%s.\n", mod->name.c_str(), cell->name.c_str()); log_header(design, "Trying to remove cell %s.%s.\n", log_id(mod), log_id(cell));
removed_cell = cell; removed_cell = cell;
break; break;
} }
@ -234,7 +234,7 @@ struct BugpointPass : public Pass {
if (index++ == seed) if (index++ == seed)
{ {
log("Trying to remove cell port %s.%s.%s.\n", mod->name.c_str(), cell->name.c_str(), it.first.c_str()); log_header(design, "Trying to remove cell port %s.%s.%s.\n", log_id(mod), log_id(cell), log_id(it.first));
RTLIL::SigSpec port_x(State::Sx, port.size()); RTLIL::SigSpec port_x(State::Sx, port.size());
cell->unsetPort(it.first); cell->unsetPort(it.first);
cell->setPort(it.first, port_x); cell->setPort(it.first, port_x);
@ -243,7 +243,7 @@ struct BugpointPass : public Pass {
if (!stage2 && (cell->input(it.first) || cell->output(it.first)) && index++ == seed) if (!stage2 && (cell->input(it.first) || cell->output(it.first)) && index++ == seed)
{ {
log("Trying to expose cell port %s.%s.%s as module port.\n", mod->name.c_str(), cell->name.c_str(), it.first.c_str()); log_header(design, "Trying to expose cell port %s.%s.%s as module port.\n", log_id(mod), log_id(cell), log_id(it.first));
RTLIL::Wire *wire = mod->addWire(NEW_ID, port.size()); RTLIL::Wire *wire = mod->addWire(NEW_ID, port.size());
wire->set_bool_attribute(ID($bugpoint)); wire->set_bool_attribute(ID($bugpoint));
wire->port_input = cell->input(it.first); wire->port_input = cell->input(it.first);
@ -275,7 +275,7 @@ struct BugpointPass : public Pass {
{ {
if (index++ == seed) if (index++ == seed)
{ {
log("Trying to remove assign %s %s in %s.%s.\n", log_signal((*it).first), log_signal((*it).second), mod->name.c_str(), pr.first.c_str()); log_header(design, "Trying to remove assign %s %s in %s.%s.\n", log_signal(it->first), log_signal(it->second), log_id(mod), log_id(pr.first));
cs->actions.erase(it); cs->actions.erase(it);
return design_copy; return design_copy;
} }
@ -301,7 +301,7 @@ struct BugpointPass : public Pass {
{ {
if (index++ == seed) if (index++ == seed)
{ {
log("Trying to remove sync %s update %s %s in %s.%s.\n", log_signal(sy->signal), log_signal((*it).first), log_signal((*it).second), mod->name.c_str(), pr.first.c_str()); log_header(design, "Trying to remove sync %s update %s %s in %s.%s.\n", log_signal(sy->signal), log_signal(it->first), log_signal(it->second), log_id(mod), log_id(pr.first));
sy->actions.erase(it); sy->actions.erase(it);
return design_copy; return design_copy;
} }