mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-26 04:56:05 +00:00
Code Activity

Renamed "aig" to "aigmap"

Browse source
This commit is contained in:
Clifford Wolf 2015-06-10 07:24:26 +02:00
parent 85287295b2
commit 56d4822719
3 changed files with 10 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

8
passes/tests/test_cell.cc
View file

@ -536,8 +536,8 @@ struct TestCellPass : public Pass {
log(" -simlib\n");
log(" use \"techmap -map +/simlib.v -max_iter 2 -autoproc\"\n");
log("\n");
log(" -aig\n");
log(" instead of calling \"techmap\", call \"aig\"\n");
log(" -aigmap\n");
log(" instead of calling \"techmap\", call \"aigmap\"\n");
log("\n");
log(" -muxdiv\n");
log(" when creating test benches with dividers, create an additional mux\n");
@ -603,8 +603,8 @@ struct TestCellPass : public Pass {
techmap_cmd = "techmap -map +/simlib.v -max_iter 2 -autoproc";
continue;
}
if (args[argidx] == "-aig") {
techmap_cmd = "aig";
if (args[argidx] == "-aigmap") {
techmap_cmd = "aigmap";
continue;
}
if (args[argidx] == "-muxdiv") {