mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-23 04:38:55 +00:00
Added defparam support to Verilog/AST frontend
This commit is contained in:
parent
3b294b3912
commit
56432a920f
7 changed files with 79 additions and 13 deletions
|
@ -50,6 +50,7 @@ namespace AST
|
|||
AST_AUTOWIRE,
|
||||
AST_PARAMETER,
|
||||
AST_LOCALPARAM,
|
||||
AST_DEFPARAM,
|
||||
AST_PARASET,
|
||||
AST_ARGUMENT,
|
||||
AST_RANGE,
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue