mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-24 01:25:33 +00:00
Add initial support for Verific without additional YosysHQ patch
This commit is contained in:
parent
74a1dd99ac
commit
54bf9ccf06
2 changed files with 83 additions and 4 deletions
11
Makefile
11
Makefile
|
@ -21,6 +21,7 @@ ENABLE_VERIFIC_EDIF := 0
|
|||
ENABLE_VERIFIC_LIBERTY := 0
|
||||
DISABLE_VERIFIC_EXTENSIONS := 0
|
||||
DISABLE_VERIFIC_VHDL := 0
|
||||
DISABLE_VERIFIC_HIER_TREE := 0
|
||||
ENABLE_COVER := 1
|
||||
ENABLE_LIBYOSYS := 0
|
||||
ENABLE_ZLIB := 1
|
||||
|
@ -471,7 +472,15 @@ endif
|
|||
LIBS_VERIFIC =
|
||||
ifeq ($(ENABLE_VERIFIC),1)
|
||||
VERIFIC_DIR ?= /usr/local/src/verific_lib
|
||||
VERIFIC_COMPONENTS ?= verilog database util containers hier_tree
|
||||
VERIFIC_COMPONENTS ?= verilog database util containers
|
||||
ifneq ($(DISABLE_VERIFIC_HIER_TREE),1)
|
||||
VERIFIC_COMPONENTS += hier_tree
|
||||
CXXFLAGS += -DVERIFIC_HIER_TREE_SUPPORT
|
||||
else
|
||||
ifneq ($(wildcard $(VERIFIC_DIR)/hier_tree),)
|
||||
VERIFIC_COMPONENTS += hier_tree
|
||||
endif
|
||||
endif
|
||||
ifneq ($(DISABLE_VERIFIC_VHDL),1)
|
||||
VERIFIC_COMPONENTS += vhdl
|
||||
CXXFLAGS += -DVERIFIC_VHDL_SUPPORT
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue