mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 11:26:22 +00:00
Code Activity

tests: signorm fix

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-05-22 21:20:32 +02:00
parent 72b60b6cef
commit 54b35be609
2 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/arch/gatemate/fsm.ys
View file

@ -35,7 +35,7 @@ cd fsm # Constrain all select calls below inside the top module
select -assert-count 1 t:CC_BUFG
select -assert-count 6 t:CC_DFF
select -assert-max 2 t:CC_LUT1
select -assert-count 1 t:CC_LUT2
select -assert-count 2 t:CC_LUT2
select -assert-max 14 t:CC_L2T4
select -assert-max 5 t:CC_L2T5
select -assert-max 1 t:CC_MX2

2
tests/techmap/clockgate.tcl
View file

@ -196,7 +196,7 @@ select -module dffe_10 -assert-count 1 t:\$_NOT_
select -module dffe_11 -assert-count 0 t:\$_NOT_
# $sdffe is not gated
select -module sdffe -assert-count 0 sdffe t:* t:\$sdffe %d
select -module sdffe -assert-count 0 sdffe t:* t:\$sdffe t:\$input_port %d
#------------------------------------------------------------------------------