mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-09 16:55:49 +00:00
Code Activity

Update verilog_frontend.cc

Browse source 
`read_verilog_file_list` should not try to read arguments as selection args.  Without this, trying to pass a file without a `-f|-F` flag is misleading, in the best case giving a warning about the selection not matching any module, or in worst case just doing nothing (if the filename is a valid selection).
This commit is contained in:
KrystalDelusion 2025-05-08 10:37:04 +12:00 • committed by GitHub
parent 6378ba10eb
commit 547382504b
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verilog/verilog_frontend.cc
View file

@ -753,7 +753,7 @@ struct VerilogFileList : public Pass {
break;
}
extra_args(args, argidx, design);
extra_args(args, argidx, design, false);
}
} VerilogFilelist;