mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-24 13:18:56 +00:00
techmap inside map_cells stage
This commit is contained in:
parent
7b7ddbdba7
commit
544843da71
2 changed files with 1 additions and 2 deletions
|
@ -283,7 +283,7 @@ struct SynthXilinxPass : public Pass
|
|||
|
||||
if (check_label(active, run_from, run_to, "map_cells"))
|
||||
{
|
||||
Pass::call(design, "techmap -map +/xilinx/cells_map.v");
|
||||
Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/cells_map.v");
|
||||
Pass::call(design, "dffinit -ff FDRE Q INIT -ff FDCE Q INIT -ff FDPE Q INIT -ff FDSE Q INIT "
|
||||
"-ff FDRE_1 Q INIT -ff FDCE_1 Q INIT -ff FDPE_1 Q INIT -ff FDSE_1 Q INIT");
|
||||
Pass::call(design, "clean");
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue