mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-07 19:51:23 +00:00
aiger: -xaiger to read $_DFF_[NP]_ back with new clocks created
according to mergeability class, and init state as cell attr
This commit is contained in:
parent
ffa52738fb
commit
53fc3ed645
2 changed files with 24 additions and 3 deletions
|
@ -45,7 +45,7 @@ struct AigerReader
|
|||
std::vector<RTLIL::Wire*> outputs;
|
||||
std::vector<RTLIL::Wire*> bad_properties;
|
||||
std::vector<RTLIL::Cell*> boxes;
|
||||
std::vector<int> mergeability;
|
||||
std::vector<int> mergeability, initial_state;
|
||||
|
||||
AigerReader(RTLIL::Design *design, std::istream &f, RTLIL::IdString module_name, RTLIL::IdString clk_name, std::string map_filename, bool wideports);
|
||||
void parse_aiger();
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue