mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-01 11:51:21 +00:00
Code Activity

Re-enable &mfs for synth_{ecp5,xilinx}

Browse source
This commit is contained in:
Eddie Hung 2020-01-06 16:21:04 -08:00
parent 3753760971
commit 53aa51dc92
2 changed files with 2 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/xilinx/synth_xilinx.cc
View file

@ -541,7 +541,6 @@ struct SynthXilinxPass : public ScriptPass
run("read_verilog -icells -lib +/xilinx/abc9_model.v");
std::string abc9_opts = " -box +/xilinx/abc9_xc7.box";
abc9_opts += stringf(" -W %d", XC7_WIRE_DELAY);
abc9_opts += " -nomfs";
if (nowidelut)
abc9_opts += " -lut +/xilinx/abc9_xc7_nowide.lut";
else