mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00
Code Activity

Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique,

Browse source 
meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.
This commit is contained in:
Udi Finkelstein 2018-10-25 02:37:56 +03:00
parent 11c8a9eb96
commit 536ae16c3a
14 changed files with 78 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/errors/syntax_err02.v Normal file
View file

@ -0,0 +1,7 @@
module a;
task to (
input integer [3:0]x
);
endtask
endmodule