mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-27 04:18:44 +00:00
Code Activity

kernel: add SwitchRule signal_src

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-01-26 11:59:39 +01:00
parent 85a17b0366
commit 53585db9f7
2 changed files with 3 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
frontends/ast/genrtlil.cc
View file

@ -627,6 +627,7 @@ struct AST_INTERNAL::ProcessGenerator
RTLIL::SwitchRule *sw = new RTLIL::SwitchRule;
set_src_attr(sw, ast);
sw->signal = ast->children[0]->genWidthRTLIL(width_hint, sign_hint, &subst_rvalue_map.stdmap());
sw->signal_src = ast->children[0]->loc_string();
current_case->switches.push_back(sw);
for (auto &attr : ast->attributes) {