mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 03:16:22 +00:00
Code Activity

rtlil_bufnorm: more xlog

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-04-07 19:30:19 +02:00
parent 9717a558cc
commit 5355a1739e
1 changed files with 5 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

11
kernel/rtlil_bufnorm.cc
View file

@ -30,7 +30,9 @@ YOSYS_NAMESPACE_BEGIN
typedef std::pair<Cell*, IdString> cell_port_t; typedef std::pair<Cell*, IdString> cell_port_t;
// Since this is kernel code, we only log with yosys_xtrace set to not get
// in the way when using `debug` to debug specific passes.q
#define xlog(...) do { if (yosys_xtrace) log("#X [bufnorm] " __VA_ARGS__); } while (0)
struct RTLIL::SigNormIndex struct RTLIL::SigNormIndex
{ {
@ -316,6 +318,7 @@ void RTLIL::Design::sigNormalize(bool enable)
return; return;
xlog("leaving signorm\n");
for (auto module : modules()) { for (auto module : modules()) {
module->connections(); module->connections();
if (module->sig_norm_index != nullptr) { if (module->sig_norm_index != nullptr) {
@ -344,8 +347,7 @@ void RTLIL::Design::sigNormalize(bool enable)
if (!flagSigNormalized) if (!flagSigNormalized)
{ {
xlog("entering signorm\n");
flagSigNormalized = true; flagSigNormalized = true;
} }
@ -508,9 +510,6 @@ void RTLIL::Module::remove(RTLIL::Cell *cell)
void RTLIL::Module::bufNormalize() void RTLIL::Module::bufNormalize()
{ {
// Since this is kernel code, we only log with yosys_xtrace set to not get
// in the way when using `debug` to debug specific passes.q
#define xlog(...) do { if (yosys_xtrace) log("#X [bufnorm] " __VA_ARGS__); } while (0)
if (!design->flagBufferedNormalized) if (!design->flagBufferedNormalized)
return; return;