mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-04 21:33:35 +00:00
Code Activity

format

Browse source
This commit is contained in:
Jakub Janeczko 2026-07-23 19:07:17 +02:00 • committed by nella
parent a95d626691
commit 533899ca7e
1 changed files with 8 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

16
backends/verilog/verilog_backend.cc
View file

@ -631,8 +631,8 @@ void dump_memory(std::ostream &f, std::string indent, Mem &mem)
continue;
has_transparency = true;
}
int bypass_valid_width = port.data.size();
int bypass_part_width = 1;
int bypass_valid_width = port.data.size() / bypass_part_width;
std::string bypass_valid_id;
std::string bypass_valid_reset_str;
@ -856,13 +856,13 @@ void dump_memory(std::ostream &f, std::string indent, Mem &mem)
os << ";\n";
clk_to_lof_body[""].push_back(os.str());
} else if (bypass_part_width == 1) {
std::ostringstream os;
os << "assign ";
dump_sigspec(os, port.data);
os << " = ";
os << stringf("(%s & %s) | (~%s & %s)", bypass_valid_id, bypass_data_id, bypass_valid_id, temp_id);
os << ";\n";
clk_to_lof_body[""].push_back(os.str());
std::ostringstream os;
os << "assign ";
dump_sigspec(os, port.data);
os << " = ";
os << stringf("(%s & %s) | (~%s & %s)", bypass_valid_id, bypass_data_id, bypass_valid_id, temp_id);
os << ";\n";
clk_to_lof_body[""].push_back(os.str());
} else {
for (int sub = 0; sub < bypass_valid_width; sub++) {
int seg_beg = sub * bypass_part_width;