mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00
Code Activity

Revert "Fix TODOs"

Browse source 
This reverts commit 8674a6c68d563908014d16671567459499c6dc99.
This commit is contained in:
Eddie Hung 2019-10-04 13:33:27 -07:00
parent 6d68972619
commit 52583ecff8
2 changed files with 20 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
passes/pmgen/xilinx_dsp_CREG.pmg
View file

@ -79,6 +79,11 @@ endcode
// (attached to at most two $mux cells that implement clock-enable or
// reset functionality, using the in_dffe subpattern)
code argQ ffC ffCcemux ffCrstmux ffCcepol ffCrstpol sigC clock
// TODO: Any downside to allowing this?
// If this DSP implements an accumulator, do not attempt to match
if (sigC == sigP)
reject;
argQ = sigC;
subpattern(in_dffe);
if (dff) {