mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-06-14 21:05:42 +00:00
Code Activity

Update opt_lut_ins and stat for analogdevices and remove ecp5

Browse source
This commit is contained in:
Miodrag Milanovic 2026-03-06 09:10:36 +01:00
parent da83c93673
commit 52533b0d1c
5 changed files with 16 additions and 15 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/arch/analogdevices/opt_lut_ins.ys
View file

@ -19,7 +19,7 @@ end
EOF
read_verilog -lib +/analogdevices/cells_sim.v
equiv_opt -assert -map +/analogdevices/cells_sim.v opt_lut_ins -tech xilinx
equiv_opt -assert -map +/analogdevices/cells_sim.v opt_lut_ins -tech analogdevices
design -load postopt

2
tests/arch/ecp5/opt_lut_ins.ys
View file

@ -23,7 +23,7 @@ EOF
read_verilog -lib +/ecp5/cells_sim.v
equiv_opt -assert -map +/ecp5/cells_sim.v opt_lut_ins -tech ecp5
equiv_opt -assert -map +/ecp5/cells_sim.v opt_lut_ins -tech lattice
design -load postopt