mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-22 08:35:32 +00:00
Code Activity

Merge

Browse source
This commit is contained in:
Akash Levy 2024-11-17 22:46:05 -08:00
commit 5210d8614c
2 changed files with 7 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

2
Makefile
View file

@ -163,7 +163,7 @@ ifeq ($(OS), Haiku)
CXXFLAGS += -D_DEFAULT_SOURCE
endif
YOSYS_VER := 0.47+61
YOSYS_VER := 0.47+66
# Note: We arrange for .gitcommit to contain the (short) commit hash in
# tarballs generated with git-archive(1) using .gitattributes. The git repo

25
backends/verilog/verilog_backend.cc
View file

@ -2347,29 +2347,16 @@ void dump_module(std::ostream &f, std::string indent, RTLIL::Module *module)
}
dump_attributes(f, indent, module->attributes, "\n", /*modattr=*/true);
f << stringf("%s"
"module %s(",
indent.c_str(), id(module->name, false).c_str());
f << stringf("%s" "module %s(", indent.c_str(), id(module->name, false).c_str());
int cnt = 0;
int max_port_id = 0;
for (auto wire : module->wires()) {
max_port_id = std::max(wire->port_id, max_port_id);
}
std::vector<Wire *> wires(max_port_id + 1, nullptr);
for (auto wire : module->wires()) {
wires[wire->port_id] = wire;
}
for (int port_id = 1; port_id <= max_port_id; port_id++) {
Wire *wire = wires[port_id];
for (auto port : module->ports) {
Wire *wire = module->wire(port);
if (wire) {
if (port_id != 1)
if (port != module->ports[0])
f << stringf(", ");
f << stringf("%s", id(wire->name).c_str());
if (cnt == 20) {
f << stringf("\n");
cnt = 0;
} else
cnt++;
if (cnt==20) { f << stringf("\n"); cnt = 0; } else cnt++;
continue;
}
}
f << stringf(");\n");