mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

Improved FSM tests

Browse source
This commit is contained in:
Clifford Wolf 2014-08-08 14:30:45 +02:00
parent 58ac605470
commit 51aa5544fb
4 changed files with 5 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/fsm/generate.py
View file

@ -30,7 +30,7 @@ def random_expr(variables):
return "%d'd%s" % (bits, random.randint(0, 2**bits-1))
raise AssertionError
for idx in range(100):
for idx in range(50):
with file('temp/uut_%05d.v' % idx, 'w') as f, redirect_stdout(f):
print('module uut_%05d(clk, rst, a, b, c, x, y, z);' % (idx))
print(' input clk, rst;')
@ -79,5 +79,5 @@ for idx in range(100):
print('opt; wreduce; share; opt; fsm;;')
print('cd ..')
print('miter -equiv -flatten -ignore_gold_x -make_outputs -make_outcmp gold gate miter')
print('sat -verify -seq 5 -set-at 1 in_rst 1 -prove trigger 0 -prove-skip 1 -show-inputs -show-outputs miter')
print('sat -verify-no-timeout -timeout 20 -seq 5 -set-at 1 in_rst 1 -prove trigger 0 -prove-skip 1 -show-inputs -show-outputs miter')