mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

xilinx: cleanup DSP48E1 handling for abc9

Browse source
This commit is contained in:
Eddie Hung 2020-03-04 11:28:14 -08:00
parent f65fc845e5
commit 512596760b
3 changed files with 125 additions and 86 deletions
Download patch file Download diff file Expand all files Collapse all files

12
techlibs/xilinx/abc9_unmap.v
View file

@ -36,8 +36,7 @@ module $__ABC9_RAM7(input A, input [6:0] S, output Y);
assign Y = A;
endmodule
(* techmap_celltype = "$__ABC9_DSP48E1_MULT $__ABC9_DSP48E1_MULT_DPORT $__ABC9_DSP48E1" *)
module $ABC9_DSP48E1(
module $__ABC9_DSP48E1(
input [29:0] $A,
input [17:0] $B,
input [47:0] $C,
@ -48,5 +47,14 @@ module $ABC9_DSP48E1(
output [47:0] P,
output [47:0] PCOUT
);
parameter integer AREG = 1;
parameter integer BREG = 1;
parameter integer CREG = 1;
parameter integer DREG = 1;
parameter integer MREG = 1;
parameter integer PREG = 1;
parameter USE_DPORT = "FALSE";
parameter USE_MULT = "MULTIPLY";
assign P = $P, PCOUT = $PCOUT;
endmodule