mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-24 08:24:35 +00:00
Code Activity

Renamed some of the test cases in tests/simple to avoid name collisions

Browse source
This commit is contained in:
Clifford Wolf 2014-07-25 13:01:45 +02:00
parent 0520bfea89
commit 50f22ff30c
15 changed files with 30 additions and 30 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/simple/partsel.v
View file

@ -1,4 +1,4 @@
module test001(input [2:0] idx, input [31:0] data, output [3:0] slice_up, slice_down);
module partsel_test001(input [2:0] idx, input [31:0] data, output [3:0] slice_up, slice_down);
wire [5:0] offset = idx << 2;
assign slice_up = data[offset +: 4];
assign slice_down = data[offset + 3 -: 4];