mirror of
https://github.com/YosysHQ/yosys
synced 2026-02-14 04:41:48 +00:00
dff2ff: remove invalid test
This commit is contained in:
parent
1561834bae
commit
50db1f428d
1 changed files with 0 additions and 16 deletions
|
|
@ -1,16 +0,0 @@
|
|||
read_verilog -icells << EOT
|
||||
module top(...);
|
||||
|
||||
input [1:0] D;
|
||||
input C;
|
||||
output [1:0] Q;
|
||||
|
||||
always @(posedge C)
|
||||
Q <= D;
|
||||
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
proc
|
||||
|
||||
equiv_opt -assert techmap -map +/dff2ff.v
|
||||
Loading…
Add table
Add a link
Reference in a new issue