3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-14 04:41:48 +00:00

dff2ff: remove invalid test

This commit is contained in:
Emil J. Tywoniak 2026-02-03 21:33:44 +01:00
parent 1561834bae
commit 50db1f428d

View file

@ -1,16 +0,0 @@
read_verilog -icells << EOT
module top(...);
input [1:0] D;
input C;
output [1:0] Q;
always @(posedge C)
Q <= D;
endmodule
EOT
proc
equiv_opt -assert techmap -map +/dff2ff.v