mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 20:38:44 +00:00
Clean whitespace and permissions in techlibs/intel
This commit is contained in:
parent
fc3378916d
commit
50bcd9a728
0
techlibs/intel/Makefile.inc
Executable file → Normal file
0
techlibs/intel/Makefile.inc
Executable file → Normal file
0
techlibs/intel/a10gx/cells_arith.v
Executable file → Normal file
0
techlibs/intel/a10gx/cells_arith.v
Executable file → Normal file
0
techlibs/intel/a10gx/cells_map.v
Executable file → Normal file
0
techlibs/intel/a10gx/cells_map.v
Executable file → Normal file
0
techlibs/intel/a10gx/cells_sim.v
Executable file → Normal file
0
techlibs/intel/a10gx/cells_sim.v
Executable file → Normal file
0
techlibs/intel/common/brams.txt
Executable file → Normal file
0
techlibs/intel/common/brams.txt
Executable file → Normal file
0
techlibs/intel/common/brams_map.v
Executable file → Normal file
0
techlibs/intel/common/brams_map.v
Executable file → Normal file
0
techlibs/intel/common/m9k_bb.v
Executable file → Normal file
0
techlibs/intel/common/m9k_bb.v
Executable file → Normal file
0
techlibs/intel/cycloneiv/cells_arith.v
Executable file → Normal file
0
techlibs/intel/cycloneiv/cells_arith.v
Executable file → Normal file
0
techlibs/intel/cycloneiv/cells_map.v
Executable file → Normal file
0
techlibs/intel/cycloneiv/cells_map.v
Executable file → Normal file
0
techlibs/intel/cycloneiv/cells_sim.v
Executable file → Normal file
0
techlibs/intel/cycloneiv/cells_sim.v
Executable file → Normal file
0
techlibs/intel/cycloneive/arith_map.v
Executable file → Normal file
0
techlibs/intel/cycloneive/arith_map.v
Executable file → Normal file
0
techlibs/intel/cycloneive/cells_map.v
Executable file → Normal file
0
techlibs/intel/cycloneive/cells_map.v
Executable file → Normal file
0
techlibs/intel/cycloneive/cells_sim.v
Executable file → Normal file
0
techlibs/intel/cycloneive/cells_sim.v
Executable file → Normal file
0
techlibs/intel/cyclonev/cells_arith.v
Executable file → Normal file
0
techlibs/intel/cyclonev/cells_arith.v
Executable file → Normal file
0
techlibs/intel/cyclonev/cells_map.v
Executable file → Normal file
0
techlibs/intel/cyclonev/cells_map.v
Executable file → Normal file
0
techlibs/intel/cyclonev/cells_sim.v
Executable file → Normal file
0
techlibs/intel/cyclonev/cells_sim.v
Executable file → Normal file
0
techlibs/intel/max10/cells_arith.v
Executable file → Normal file
0
techlibs/intel/max10/cells_arith.v
Executable file → Normal file
0
techlibs/intel/max10/cells_map.v
Executable file → Normal file
0
techlibs/intel/max10/cells_map.v
Executable file → Normal file
0
techlibs/intel/max10/cells_sim.v
Executable file → Normal file
0
techlibs/intel/max10/cells_sim.v
Executable file → Normal file
0
techlibs/intel/synth_intel.cc
Executable file → Normal file
0
techlibs/intel/synth_intel.cc
Executable file → Normal file
Loading…
Reference in a new issue